

# Compal Confidential

## PEW76 Schematics Document

AMD Danube

Champlain Processor with RS880M/SB820/Madison VGA

2010-06-07

LA5911P REV: 1.0



PCB

Part Number = DAZ0FQ00100



B4M512@

X76244BOL01

Part Number = X76244BOL01



B4M1G@

X76244BOL03

Part Number = X76244BOL03



I28M1G@

X76244BOL05

Part Number = X76244BOL05



I28M2G@


X76244BOL06

Part Number = X76244BOL06


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 1 of 55

# Compal Confidential

Model Name : NEW75/85/95



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2009/10/06	Title	SCHMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				Date:	Tuesday, September 14, 2010
				Sheet	2 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/10/10	Deciphered Date	2010/03/12	Title	SCHMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	401827
				Date:	Tuesday, September 14, 2010
				Sheet	3 of 55
				Rev	D

# Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)DN	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

## EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (CPU)	1001 100X b	98H
			GMT G781-1 (GPU)	1001 101X b	9AH
			SB-Temp Sensor		98H

## EC SM Bus2 address

## SB820 SM Bus 0 address

Device	Address	HEX
Clock Generator (SILEGO SLG8Sp626)	1101 001Xb	D2
DDR DIMM1	1001 000Xb	90
DDR DIMM2	1001 010Xb	94
Mini card		

## SB820 SM Bus 1 address

Device	Address

## BOM Config

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

## BOARD ID Table

Board ID	PCB Revision
0	
1	No USB Patch
2	Capilano w/ USB patch
3	
4	
5	
6	
7	Add USB patch

--For SSID define  
--For TSI thermal math

## Project ID Table


Board ID	PCB Revision
0	NEW75/85/95
1	PEW76/86/96
2	PEW56
3	
4	
5	
6	
7	

## BTO Option Table

BTO Item	BOM Structure

EXT CLKGEN	PowerXpress SKU(Madison):	3G@BT@UMA@/VGA@SG@EXT@EXTPW@VB@MAD@
	PowerXpress SKU(Park):	3G@BT@UMA@/VGA@SG@EXT@EXTPW@VB@PARK@
	DIS ONLY:(Park)	3G@BT@DISO@/VGA@EXT@EXTPW@PARK@
INT CLKGEN	UMA only SKU:	3G@BT@UMA@/UMAO@EXT@VB@
	PowerXpress SKU(Madison):	3G@BT@UMA@/VGA@SG@INT@VB@MAD@
	PowerXpress SKU(Park):	3G@BT@UMA@/VGA@SG@INT@VB@PARK@
	DIS ONLY(PARK):	3G@BT@DISO@/VGA@INT@VB@
	UMA only SKU:	3G@BT@UMA@/UMAO@INT@VB@

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827		Rev D
Date: Tuesday, September 14, 2010				Sheet	4	of	55



AMD CPU S1G4	
0.7-1.3V	VDD CORE 36A
0.8-1.2V	VDDNB 4A
2.5V	VDDA 250mA
1.5V	VDDIO 3A
1.05V	VDDR 1.5A
1.1V	VLDT 1.5A





RAM DDRIII SODIMMX2	
1.5V	VDD_MEM 4A
0.75V	VTT_MEM 0.5A

NorthBridge AMD RS880M	
1.0-1.1V	VDDC 1.0V-1.1V 7.6A
1.1V_S0	VDDHTRX+HT 0.68A VDDPOIE 1.1A VDDHTFX 0.68A PLLS 0.23A
1.8V_S0	VDDA18 0.64A VDDG18 0.005A VDDL18 0.22A PLLS 0.1A
3.3V_S0	VDDG33 0.06A AVDD 0.125A VDDL33 0A
No Use	VDD18_MEM 1.8V 0.005A VDD_MEM 1.8V 0.23A


VGA ATI Madison / Park	
0.85-1.1V	VDDC 29 A VDDC 4 A
1.0V	PCI VDDC 2 A DPFEA1 VDD10 230 mA DPLL VDDC 125 mA SPV10 100 mA
1.5V	VDDR1 TBD A
1.8V	PCI VDD 40 mA PCI VDDR 400 mA TSVDD 5 mA VDDR4 TBD mA VDD C1 17 mA DPFEA1 VDD 20 mA DPFEA1 VDD18 330 mA AVDD 70 mA VDD1D 45 mA AZVDDQ 1.5 mA VDD2D 50 mA DPLL VDD 75 mA MPV18 150 mA SPV18 50 mA
3.3V	VDDR3 60 mA A2VDD 130 mA

VRAM 1GB 64Mx16 (K4B1G164E)* 8	
1.5V	2.4 A

SouthBridge AMD SB820M	
1.1V_S0	VDDCR_11_S 1.1V 0.5A VDDAN_11_PCIE 1A VDDAN_11_SATA 0.8A VDDAN_11_CLK 0.4A
1.1V_S5	VDDCR_11_S 113mA VDDAN_11_USB_S 200mA VDDCR_11_USB_S 197mA VDDL_11_SYS_S
3.3V_S0	VDDIO_33_PCIGP 0.020A VDDL_33_PCIE 0.030A VDDL_33_SATA 0.020A VDDL_33_SYS
3.3V_S5	VDDIO_33_S VDDL_33_USB_S VDDAN_33_USB_S 0.2A VDDAN_33_S VDDL_33_S VDDIO_AZ_S
No Use	VDDCR_11_GBE_S VDDRF_GBE_S VDDIO_33_GBE_S VDDIO_GBE_S VDDIO_18_FC
2.5-3.6V BAT	VDDBT_RTC_G






H_CADIP0	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	H_CADOP0
H_CADIN0	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	H_CADON0
H_CADIP1	F1	L0_CADIN_H1	L0_CADOUT_H1	AC2	H_CADOP1
H_CADIN1	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	H_CADON1
H_CADIP2	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	H_CADOP2
H_CADIN2	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	H_CADON2
H_CADIP3	G1	L0_CADIN_H3	L0_CADOUT_H3	AA2	H_CADOP3
H_CADIN3	H1	L0_CADIN_L3	L0_CADOUT_L3	AA3	H_CADON3
H_CADIP4	H1	L0_CADIN_H4	L0_CADOUT_H4	W2	H_CADOP4
H_CADIN4	K1	L0_CADIN_L4	L0_CADOUT_L4	W3	H_CADON4
H_CADIP5	L3	L0_CADIN_H5	L0_CADOUT_H5	V1	H_CADOP5
H_CADIN5	L2	L0_CADIN_L5	L0_CADOUT_L5	L1	H_CADON5
H_CADIP6	L4	L0_CADIN_H6	L0_CADOUT_H6	L12	H_CADOP6
H_CADIN6	M1	L0_CADIN_L6	L0_CADOUT_L6	L13	H_CADON6
H_CADIP7	N3	L0_CADIN_H7	L0_CADOUT_H7	T1	H_CADOP7
H_CADIN7	N2	L0_CADIN_L7	L0_CADOUT_L7	R1	H_CADON7
H_CADIP8	E5	L0_CADIN_H8	L0_CADOUT_H8	AD4	H_CADOP8
H_CADIN8	F5	L0_CADIN_L8	L0_CADOUT_L8	AD3	H_CADON8
H_CADIP9	F3	L0_CADIN_H9	L0_CADOUT_H9	AD5	H_CADOP9
H_CADIN9	F4	L0_CADIN_L9	L0_CADOUT_L9	AC5	H_CADON9
H_CADIP10	G5	L0_CADIN_H10	L0_CADOUT_H10	AB4	H_CADOP10
H_CADIN10	H5	L0_CADIN_L10	L0_CADOUT_L10	AB3	H_CADON10
H_CADIP11	H3	L0_CADIN_H11	L0_CADOUT_H11	AB5	H_CADOP11
H_CADIN11	H4	L0_CADIN_L11	L0_CADOUT_L11	AA5	H_CADON11
H_CADIP12	K3	L0_CADIN_H12	L0_CADOUT_H12	Y5	H_CADOP12
H_CADIN12	K4	L0_CADIN_L12	L0_CADOUT_L12	Y5	H_CADON12
H_CADIP13	L5	L0_CADIN_H13	L0_CADOUT_H13	W5	H_CADOP13
H_CADIN13	M5	L0_CADIN_L13	L0_CADOUT_L13	V4	H_CADON13
H_CADIP14	M3	L0_CADIN_H14	L0_CADOUT_H14	V3	H_CADOP14
H_CADIN14	M4	L0_CADIN_L14	L0_CADOUT_L14	V5	H_CADON14
H_CADIP15	N5	L0_CADIN_H15	L0_CADOUT_H15	U5	H_CADOP15
H_CADIN15	P5	L0_CADIN_L15	L0_CADOUT_L15	T4	H_CADON15
				T3	H_CADON15



FOX\_P26382A-2845-41F\_Champian  
CONN®

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D	
				401827		
				Date:	Tuesday, September 14, 2010	Sheet 6 of 55


# Processor DDR3 Memory Interface



FOX\_P26382A-284S-41F\_Champlain  
CONN@

FOX\_P26382A-284S-41F\_Champlain  
CONN@



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title		
				SCHEMATIC, MB A5911		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR REPRODUCED OR COPIED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
				Document Number	401827	Rev D
				Date:	Tuesday, September 14, 2010	Sheet 7 of 55




Champlain: C1E  
 C1E: LDT\_REQ# no connect  
 CLMC: LDT\_REQ# connect to NB

LDT\_RES# / MEMHOT#  
 no support in S1g4



JCPU1D





**PROCHOT:**  
 Input: For HTC Function  
 Output: Over Temperature Condition



For SCAN connect use





Address 1001 100X b








Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY TO ANY OTHER DIVISION OF THE COMPANY OR TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF THE COMPANY. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	0	Document Number	401827	Date:	Tuesday, September 14, 2010
Sheet	8	of	55		




# VDD(+CPU\_CORE) decoupling.






# VDDIO decoupling.







Security Classification	Compal Secret Data			Title		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D	
				401827		
				Date: Tuesday, September 14, 2010	Sheet 9	of 55



**DIMM\_A STD H:8mm**  
 <Address: 00>



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date:	Tuesday, September 14, 2010
				Sheet	10 of 55




**DIMM\_B STD H:4mm**  
 <Address: 01>











Security Classification	Compal Secret Data			Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 11 of 55

<15> PCIE GTX\_C\_MRX\_P0[0..15] PCIE GTX\_C\_MRX\_P0[0..15]  
 <15> PCIE GTX\_C\_MRX\_N0[0..15] PCIE GTX\_C\_MRX\_N0[0..15]




PCIE\_MTX\_C\_GRX\_P0[0..15] PCIE\_MTX\_C\_GRX\_P0[0..15] <15>  
 PCIE\_MTX\_C\_GRX\_N0[0..15] PCIE\_MTX\_C\_GRX\_N0[0..15] <15>



Security Classification	Compal Secret Data			Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401827			Rev D	
Date:	Tuesday, September 14, 2010			Sheet 12 of 55	



RS880	POWER_SEL
HIGH	0.95V
LOW	1.1V




PART 3 OF 6

CRT7VOUT




PM


CLKS

MIS.






RS780M\_FCBGA528  
RS880 A11(SA000032710)





## Side port and Strap setting



**DFT\_GPIO5:STRAP\_DEBUG\_BUS\_GPIO\_ENABLE#**

Enables the Test Debug Bus using GPIO. (VSYNC)

1 : Disable  
0 : Enable


**DFT\_GPIO1: LOAD\_EEPROM\_STRAPS**

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

**Enable Side Port Memory**


RS880: HSYNC# Register Readback of strap:  
0: Enable  
1: Disable  
NB\_CLKCFG:CLK\_TOP\_SPARE[D1]



Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				<p>Document Number <b>401827</b></p> <p>Date: Tuesday, September 14, 2010</p>
<p>RS880 A11(SA000032710)</p> <p>SCHEMATIC, MB A5911</p>				<p>Sheet 14 of 55</p>


<12> PCIE GTX\_C\_MRX\_P[0..15] <12>  
 <12> PCIE GTX\_C\_MRX\_N[0..15] <12>

# GFX PCIE LANE REVERSAL



<22> CLK\_PEG\_VGA  
 <22> CLK\_PEG\_VGA#


For M96, AH16 is NC  
 For Mahattan need PD



VGA\_RST# AA30


216-0729002 A12 M96\_BGA962  
 MAD@  
 MAD A12 (SA00003M300)

add for VB support.




US PARK@

PARK XT-M2 A11  
 PARK A11 (SA00003MC10)




















Security Classification	Compal Secret Data		Title	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401827</b> Date: Tuesday, September 14, 2010   Sheet 15 of 55

Strap Name		Pin Straps description <-all internal PD>	Setting
VIP_DEVICE_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPIO9	VGA Disable determines 0: VGA Controller capacity enabled as the system's VGA controller 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)	1
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	GPIO13,12,11 (config 2,1,0): a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. 128 MB 000 256 MB 001 * b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 64 MB 010	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNC VSYNC	00: No audio function; 10: Audio for DisplayPort only; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
BIF_GEN2_EN	GPIO2	0= Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	H2SYNC GPIO8 GPIO21	Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	



Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM	<vendor1>	<pcsb>	84MX16	<vvendor2>
Samsung	0	1	0	0
Hynix	1	1	0	0
AMD	1	1	1	0
Hynix(128MbX16)	1	1	0	1

Location	VRAM_ID3	VRAM_ID2	VRAM_ID1	VRAM_ID0
VRAM	<vvendor>	<size>	64MX16	
Samsung	0	0	0	0
Hynix	1	0	0	0
AMD	1	0	1	0
Hynix(128MbX16)	1	0	0	1




**FLASH ROM**  
A 1-Mbit serial EEPROM is required on GDDR5 designs DDR3 can be removed

Security Classification	Compal Secret Data	216-0729002 A12 M36_BGA062 MAD@
Issued Date	2009/7/14	Deciphered Date
2010/03/12		Title
SCHEMATIC, MB A5911		Rev D
Date: Tuesday, September 14, 2010		Sheet 16 of 55



# Park only support single channel memory (channel B only)



If use M96 upper resistor will change to 100ohm for MVREFDA/B and MVREFSA/B  
Mahatten upper resistor use 40.2ohm


In M97, Medison and Park, AF28 is FB\_VDDC, AG28 is FB\_VDDCI, AH29 is FB\_GND. GCORE\_SEN and FB\_GND should route as differential pair Same as VDDCI\_SEN and FB\_GND

If use M96 upper resistor will change to 100ohm for MVREFDA/B and MVREFSA/B  
Mahatten upper resistor use 40.2ohm

Modify for ATI suggestion

	M96	Broadway
R168	4.7k Ohm SD02870180	10k Ohm SD028100280
R166	0 Ohm SD028000080	680 Ohm SD028680080
R163	4.7k Ohm SD028470180	DNI 1000 PF SE074102K80
C270		68 pF SE071680380

Security Classification	Compal Secret Data	Title	
Issued Date	2009/7/14	Deciphered Date	2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAEP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number <b>401827</b>		SHEMATIC, MB A5911 Date: Tuesday, September 14, 2010 Sheet 17 of 55	



**POWER**

MEM I/O	LEVEL TRANSLATION	I/O	MEM CLK	BACK BIAS	ISOLATED CORE I/O
VDDR#1	VDD CT#1	VDDR#1	M20	BBP#1	VDDCI#1
VDDR#2	VDD CT#2	VDDR#2	M21	BBP#2	VDDCI#2
VDDR#3	VDD CT#3	VDDR#3	M12		VDDCI#3
VDDR#4	VDD CT#4	VDDR#4	M11		VDDCI#4
VDDR#5		VDDR#5	M10		
VDDR#6		VDDR#6	M9		
VDDR#7		VDDR#7	M8		
VDDR#8		VDDR#8	M7		
VDDR#9		VDDR#9	M6		
VDDR#10		VDDR#10	M5		
VDDR#11		VDDR#11	M4		
VDDR#12		VDDR#12	M3		
VDDR#13		VDDR#13	M2		
VDDR#14		VDDR#14	M1		
VDDR#15		VDDR#15			
VDDR#16		VDDR#16			
VDDR#17		VDDR#17			
VDDR#18		VDDR#18			
VDDR#19		VDDR#19			
VDDR#20		VDDR#20			
VDDR#21		VDDR#21			
VDDR#22		VDDR#22			
VDDR#23		VDDR#23			
VDDR#24		VDDR#24			
VDDR#25		VDDR#25			
VDDR#26		VDDR#26			
VDDR#27		VDDR#27			
VDDR#28		VDDR#28			
VDDR#29		VDDR#29			
VDDR#30		VDDR#30			
VDDR#31		VDDR#31			
VDDR#32		VDDR#32			
VDDR#33		VDDR#33			
VDDR#34		VDDR#34			
VDDR#35		VDDR#35			
VDDR#36		VDDR#36			
VDDR#37		VDDR#37			
VDDR#38		VDDR#38			
VDDR#39		VDDR#39			
VDDR#40		VDDR#40			
VDDR#41		VDDR#41			
VDDR#42		VDDR#42			
VDDR#43		VDDR#43			
VDDR#44		VDDR#44			
VDDR#45		VDDR#45			
VDDR#46		VDDR#46			
VDDR#47		VDDR#47			
VDDR#48		VDDR#48			
VDDR#49		VDDR#49			
VDDR#50		VDDR#50			
VDDR#51		VDDR#51			
VDDR#52		VDDR#52			
VDDR#53		VDDR#53			
VDDR#54		VDDR#54			
VDDR#55		VDDR#55			
VDDR#56		VDDR#56			
VDDR#57		VDDR#57			
VDDR#58		VDDR#58			
VDDR#59		VDDR#59			
VDDR#60		VDDR#60			
VDDR#61		VDDR#61			
VDDR#62		VDDR#62			
VDDR#63		VDDR#63			
VDDR#64		VDDR#64			
VDDR#65		VDDR#65			
VDDR#66		VDDR#66			
VDDR#67		VDDR#67			
VDDR#68		VDDR#68			
VDDR#69		VDDR#69			
VDDR#70		VDDR#70			
VDDR#71		VDDR#71			
VDDR#72		VDDR#72			
VDDR#73		VDDR#73			
VDDR#74		VDDR#74			


BIF\_VDDCI (T27,N27) need isolate VGA\_CORE  
\*Confirm with AMD

M97 and Mahattan VDDC and VDDCI ball assignments are different from M96, If M96 is populated on this design, VDDC and VDDCI should be shorted.

Confirm ATI, for Mahattan, it could be connected to VGA\_CORE



Security Classification	Compal Secret Data	Compal Secret Data	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401827	D
				Date: Tuesday, September 14, 2010	Sheet 18 of 55







VRAM P/N :  
 Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
 Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)


Security Classification	Compal Secret Data		Title
Issued Date	2009/7/14	Deciphered Date	2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>401827</b> Date: Tuesday, September 14, 2010
Compal Electronics, Inc. <b>SCHEMATIC, MB A5911</b>			Sheet 20 of 55



Security Classification	Compal Secret Data		Title	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAEP DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401827</b>
Date:	Tuesday, September 14, 2010	Sheet	21	of 55




1st (SILEGO) : SA00001Z310 S IC SLG8SP626VTR QFN 72P CLK GEN  
 2nd (ICS) : SA000023H10 S IC ICS9LPRS488CKLFT MLF 72P CLK GEN








Signal	Configuration
27M_SEL	1 * NON SPREAD 27M and SPREAD 27M output
	0 differential spread SRC. 7 output
SEL_HTT66	1 single-ended 66MHz HTT output
	0* differential 100MHz HTT output
SEL_SATA	1* NON SPREAD 100M SATA SRC6 output
	0 SPREAD 100M SATA SRC6 output

Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827
				Date:	Tuesday, September 14, 2010
				Sheet	22 of 55


# LCD POWER CIRCUIT




# LCD/LED PANEL Conn.




10E#	L	B1	DIS
	H	Z	
20E#	L	B1	UMA
	H	Z	






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number			401827		
Date:			Tuesday, September 14, 2010		
Sheet			23 of 55		




Place closed to JHDMI1



<NAV70 use>




Place closed to JHDMI1



Security Classification	Compal Secret Data			Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 24 of 55



# CRT Connector




### For UMA Only


- <13> GMCH\_CRT\_R GMCH\_CRT\_R R266 2 UMAC@ 1 0.0402 5% CRT\_R
- <13> GMCH\_CRT\_G GMCH\_CRT\_G R83 2 UMAC@ 1 0.0402 5% CRT\_G
- <13> GMCH\_CRT\_B GMCH\_CRT\_B R268 2 UMAC@ 1 0.0402 5% CRT\_B
- <13,14> GMCH\_CRT\_HSYNC GMCH\_CRT\_HSYNC R273 2 UMAC@ 1 0.0402 5% CRT\_HSYNC
- <13,14> GMCH\_CRT\_VSYNC GMCH\_CRT\_VSYNC R267 2 UMAC@ 1 0.0402 5% CRT\_VSYNC
- <13> GMCH\_CRT\_DATA GMCH\_CRT\_DATA R410 2 UMAC@ 1 0.0402 5% CRT\_DATA
- <13> GMCH\_CRT\_CLK GMCH\_CRT\_CLK R408 2 UMAC@ 1 0.0402 5% CRT\_CLK

### For VGA Only

- <16> VGA\_CRT\_R VGA\_CRT\_R R306 2 DISQ@ 1 0.0402 5% CRT\_R
- <16> VGA\_CRT\_G VGA\_CRT\_G R302 2 DISQ@ 1 0.0402 5% CRT\_G
- <16> VGA\_CRT\_B VGA\_CRT\_B R304 2 DISQ@ 1 0.0402 5% CRT\_B
- <16> VGA\_CRT\_HSYNC VGA\_CRT\_HSYNC R303 2 DISQ@ 1 0.0402 5% CRT\_HSYNC
- <16> VGA\_CRT\_VSYNC VGA\_CRT\_VSYNC R309 2 DISQ@ 1 0.0402 5% CRT\_VSYNC
- <16> VGA\_CRT\_DATA VGA\_CRT\_DATA R411 2 DISQ@ 1 0.0402 5% CRT\_DATA
- <16> VGA\_CRT\_CLK VGA\_CRT\_CLK R412 2 DISQ@ 1 0.0402 5% CRT\_CLK





### Close to Conn side






Check 5V Tolerant for DISO state


Security Classification	Compal Secret Data		Title
Issued Date	2008/10/06	Deciphered Date	2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>401827</b>
Date: Tuesday, September 14, 2010			Sheet 25 of 55





**ISL6265 PWROK input, TTL level: 0.8V~2.0V**  
 When this pin is high, the SVI interface is active and I2C protocol is running. While this pin is low, the SVC, SVD, and VFIXEN input states determine the pre-PWROK metal VID or VFIX mode voltage. This pin must be low prior to the ISL6265 PGOOD output going high




AMD suggest add Crystal for Internal CLK GEN




Close to SB



**Power Xpress Support**  
 PE\_GPIO0 VGA RESET, H: Enable  
 PE\_GPIO1 VGA PWR Enable, H: Enable  
 PE\_GPIO2 MODE Switch, H: VGA, L: NB



Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	401827			Rev D
Date:	Tuesday, September 14, 2010	Sheet	26 of 55	




Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
Date: Tuesday, September 14, 2010				Sheet 27	of 55

SB820 A12(SA00003IW10)


SB820M\_FCBGA605

SB800 Part 4 of 5


HDD  
ODD



SB820M\_FCBGA605  
SB820 A12(SA00003IW10)




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	D
				Date:	Tuesday, September 14, 2010	Sheet 28 of 55



SB820 A12(SA00003IW10)

SB820 A12(SA00003IW10)




For 3V AZ device

Security Classification	Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>SCHEMATIC, MB A5911</b> Document Number <b>401827</b> Date: Tuesday, September 14, 2010 [Sheet 29 of 55]

# REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
<b>PULL HIGH</b>	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM	L,H = LPC ROM (Default L,NC) L,L = FWH ROM
<b>PULL LOW</b>	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	CPU/HT CLK SEL Disable	EC DISABLE	CLOCKGEN DISABLE		
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		




# DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function


check default






### SATA HDD Conn.






### SATA ODD Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev D
				401827		
				Date: Tuesday, September 14, 2010		Sheet 31 of 55





	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
on chip	1	0
AT24C02	1	1



Security Classification		Compal Secret Data	
Issued Date	2008/04/16	Deciphered Date	2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title			
SCHEMATIC, MB A5911			
Document Number	401827		Rev D
Date:	Tuesday, September 14, 2010	Sheet	32 of 55







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
Date: Tuesday, September 14, 2010				Sheet	33 of 55

# Mini-Express Card for WLAN





Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
Date: Tuesday, September 14, 2010				Sheet	34 of 55






**To USB/B Connector**


**To CardReader/B Connector**











**To 3G Module Connect**









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 35 of 55










For EC Tools















VGA\_DBCLK  
EC must program to 500KHZ output  
Start and stop follow SUP high/Low



KB926 Rev:D3(SA00001J580)  
KB926 Rev:E0(SA00001J5A0)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401827		Rev	D
Date:	Tuesday, September 14, 2010	Sheet	36	of	55




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827
				Date:	Tuesday, September 14, 2010
				Sheet	37 of 55


### ON/OFF switch **Power Button**



### PX MODE SELECT CONTROL <AMD Suggestion>




### VGA Power ON Circuit




	PX_EN#	AUXON EDP_DISABLED	I2C_DATA EDP_ENABLED	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	X	X	0	IGP( LVDS,EDP,VGA,DP)
VGA only mode	1	X	X	1	VGA( LVDS,EDP,CRT,DP)
PX (MUXED)	0	0/1	0/1	1	VGA/IGP(CRT, LVDS, EDP); MXM(DP)
PX (MUXLESS)	0	X	X	0	IGP( LVDS,EDP,CRT,DP)


For PX sequence and internal clock mode, VGA PWR need ramp up after SB\_CLK oscillate









For PX sequence, >1mS delay is required between PE\_GPIO1 and VGA\_PWR\_ON



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
				Document Number	401827
				Date:	Tuesday, September 14, 2010
				Sheet	38 of 55




### HD Audio Codec




ALC272X			
Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	LOUT2
	20K	PORT-B (PIN 21, 22)	MIC1
	10K	PORT-C (PIN 23, 24)	LINE1
	5.1K	PORT-D (PIN 35, 36)	LOUT1
SENSE B	39.2K	PORT-E (PIN 14, 15)	LINE2
	20K	PORT-F (PIN 16, 17)	MIC2
	10K	PORT-I (PIN 32, 33)	HP

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				401827	
				Date:	Tuesday, September 14, 2010
				Sheet	39 of 55


GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k




**Int. Speaker Conn.**



**Headphone Out**





**MIC JACK**



Security Classification	Compal Secret Data			Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 40 of 55




# FAN1 Conn




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401827
Date: Tuesday, September 14, 2010				Rev D
Sheet 41 of 55				


**+5VALW TO +5VS**




**+1.1VALW TO +1.1VS**




**+3VALW TO +3VS**




**+1.5V to +1.5VSG**






**+1.5VS**



**+1.8VS to +1.8VSG**






**+3VSG**





Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A5911	
				Document Number	
				401827	
				Date: Tuesday, September 14, 2010	
				Sheet 42 of 55	

SP02000GC00  
ACES\_50305-00441-001






	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401827			Rev	D
Date:	Tuesday, September 14, 2010	Sheet	43	of	55

PH1 under CPU botten side :  
 CPU thermal protection at 92 degree C  
 Recovery at 56 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
Date: Tuesday, September 14, 2010				Sheet	44 of 55




+3.3VALWP Ipeak=5.9A ; Imax=4.1A;Iocp=6.6A  
 Choke DCRmax=23m ohm,  
 Rds(on)=18m ohm(max) ; Rds(on)=15m  
 ohm(typical)  
 $V_{limit} = (5E-06 * 294K) / 10 = 147mV$   
 $I_{limit} = 147mV / 18m \sim 147mV / 15m$   
 $= 8.17A \sim 9.8A$   
 $\Delta I = 1.94A$  (Freq=300KHz)  
 $I_{ocp} = I_{limit} + \Delta I / 2$   
 $= 9.14A \sim 10.77A$

+5VALWP Ipeak=7A ; Imax=5A;Iocp=8.4A  
 Choke DCRmax=23m ohm  
 Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)  
 $V_{limit} = (5E-06 * 330K) / 10 = 165mV$   
 $I_{limit} = 165mV / 18m \sim 165mV / 15m$   
 $= 9.167A \sim 11A$   
 $\Delta I = 1.96A$  (Freq=400KHz)  
 $I_{ocp} = I_{limit} + \Delta I / 2$   
 $= 9.729A \sim 11.562A$

Security Classification	Compal Secret Data		Title	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401827</b>
Date: Tuesday, September 14, 2010				Sheet 45 of 55

Iada=0-4.74A(90W/19V=4.736A)

$CP = 85\% \cdot I_{ada} ; CP = 4.03A$




Iada=0-4.74A(90W) CP= 85%\*Iada; CP=4.03A  
 Iada=0-3.42A(65W) CP= 85%\*Iada; CP=2.91A


**CP mode**  
 $I_{input} = (1/0.02) \cdot (0.05 \cdot V_{aclm} / 2.39 + 0.05)$   
 where  $V_{aclm} = 1.464V$  (90W),  $I_{input} = 4.03A$   
 $PR84 = 12.1K; PR87 = 20K$   
 where  $V_{aclm} = 0.391V$  (65W),  $I_{input} = 2.91A$   
 $PR84 = 12.1K; PR85 = 2.55K$   
 $IREF = 0.7224 \cdot I_{charge}$

$ADP\_I = 19.9 \cdot 3.42 \cdot 0.95 \cdot 0.02 = 1.29V$


BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V

LI-3S :13.5V---BATT-OVP=1.5012V  
 BATT-OVP=0.1112\*VMB  
 Per cell=4.5V






$V_o = 1.1V$     $V_{FB} = 0.75V$   
 $V = 0.75 * (1 + 4.7K/10K) = 1.1V$   
 $F_{sw} = 280KHz$   
 $C_{out} ESR = 15m \text{ ohm}$     $R_{dson(max)} = 5.6 \text{ mohm}$     $R_{dson(typ)} = 4.5 \text{ mohm}$   
 $I_{peak} = 7.42A$ ,    $I_{max} = 5.2A$ ,    $I_{ocp} = 8.9A$   
 $\Delta I = ((19 - 1.1) * (1.1/19)) / (L * F_{sw}) = 2.06A$   
 $\Rightarrow 1/2 \Delta I$     $I = 1.03A$   
 $V_{tripmax} = I_{ocp} * R_{dson} = 8.9 * 5.6 * 1.3 = 0.065V$   
 $R_{cs} = V_{trip} / 9\mu A = 0.065V / 9\mu A = 7.2K$   
 choose  $R_{cs} = 7.32K$   
 $I_{ocpmax} = ((7.32K * 11\mu A) / 0.0045) + 1.03A = 19A$   
 $I_{ocpmin} = ((7.32K * 9\mu A) / (0.0056 * 1.3)) + 1.03A = 10A$   
 $I_{ocp} = 10A - 19A$




$V_o = 1.5V$     $V_{FB} = 0.75V$   
 $V_o = 0.75 * (1 + 10K/10K) = 1.5V$   
 $F_{sw} = 280KHz$   
 $C_{out} ESR = 17 \text{ mohm}$     $R_{dson(max)} = 5.6 \text{ mohm}$     $R_{dson(typ)} = 4.5 \text{ mohm}$   
 $I_{peak} = 13.5A$ ,    $I_{max} = 9.5A$ ,    $I_{ocp} = 16.2A$   
 $\Delta I = ((19 - 1.5) * (1.5/19)) / (L * F_{sw}) = 3.9A$   
 $\Rightarrow 1/2 \Delta I$     $I = 1.95A$   
 $V_{tripmax} = I_{ocp} * R_{dson} = 16.2 * 5.6 * 1.3 = 0.118V$   
 $R_{cs} = V_{trip} / 9\mu A = 0.118V / 9\mu A = 13.1K$   
 choose  $R_{cs} = 13K$   
 $I_{ocpmax} = ((13K * 11\mu A) / 0.0045) + 1.95A = 32A$   
 $I_{ocpmin} = ((13K * 9\mu A) / (0.0056 * 1.3)) + 1.95A = 18A$   
 $I_{ocp} = 18A - 32A$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A5911
Document Number	401827		Rev	D
Date:	Tuesday, September 14, 2010	Sheet	47	of 55


	POWER_SEL
HIGH	0.95V
LOW	1.1V



$\langle V_o = 1.1V \rangle$   $V_{FB} = 0.75V$   
 $V = 0.75 * (1 + 4.7K/10K) = 1.1V$   
 $F_{sw} = 280KHz$   
 $C_{out} ESR = 15m\ ohm$   $R_{dson(max)} = 18m$   $R_{dson(typ)} = 15m$   
 $I_{peak} = 7.6A$ ,  $I_{max} = 5.4A$ ,  $I_{ocp} = 9.2A$   
 $\Delta I = ((19 - 1.1) * (1.1/19)) / (L * F_{sw}) = 2.06A$   
 $\Rightarrow 1/2 \Delta I = 1.03A$   
 $V_{tripmax} = I_{ocp} * R_{dson} = 9.2 * 5.6 * 1.3 = 0.067V$   
 $R_{cs} = V_{trip} / 9\mu A = 0.067V / 9\mu A = 7.44K$   
 choose  $R_{cs} = 7.5K$   
 $I_{ocpmax} = ((7.5K * 11\mu A) / 0.0045) + 1.03A = 19.36A$   
 $I_{ocpmin} = ((7.5K * 9\mu A) / (0.018 * 1.3)) + 1.03A = 10.3A$   
 $I_{ocp} = 10.3A - 19.36A$




	VDDR_SW
HIGH	1.05V
LOW	0.9V





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	
				SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401827	Rev	D		
Date:	Tuesday, September 14, 2010	Sheet	48	of 55	





I<sub>peak</sub>=1A, I<sub>max</sub>=0.7A






ACIN			
Precharge detector			
	Min.	typ.	Max
H->L	14.589V	14.84V	15.243V
L->H	15.562V	15.97V	16.388V


BATT ONLY			
Precharge detector			
	Min.	typ.	Max
H->L	6.138V	6.214V	6.359V
L->H	7.196V	7.349V	7.505V

Security Classification				Compal Secret Data				Compal Electronics, Inc.					
Issued Date				2007/09/20		Deciphered Date		2010/03/12		Title			
										SCHEMATIC, MB A5911			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Document Number		Rev D	
										401827			
										Date: Tuesday, September 14, 2010		Sheet 49 of 55	







Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/03/12	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401827</b>
Date: Tuesday, September 14, 2010				Sheet 50 of 55

VGA\_CORE  
 $F=1/(75 \times 10^{-6} \times 12 \times 33) = 400K$   
 $I_{peak} = 33A$   $I_{max} = 23.1A$   $I_{ocp} = 39.6A$   
 $R_{senmax} = (5.6 \times 1.3 \times 39) / 20 = 14.2 \text{ Kohm}$  choose  
 $R_{sen} = 14.3 \text{ Kohm}$   
 $I_{ocpmin} = (14.3 \times 20) / (5.6 \times 1.3) = 39.3A$



		Park XT				Madison	
GPU_VID0	GPU_VID1	Core Voltage Level		GPU_VID0	GPU_VID1	Core Voltage Level	
1	1	0.93 V		1	1	0.9 V	
1	0	1.0 V		1	0	0.95 V	
0	1	1.05V		0	1	1.0V	
0	0	1.12 V		0	0	1.05 V	



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2008/04/16	Deciphered Date	2010/03/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>SCHEMATIC, MB A5911</b>
Size	Document Number <b>401827</b>	Rev	D
Date:	Tuesday, September 14, 2010	Sheet	52 of 55

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	ADD 2 switch mos and remove 2 pull high resistance to modify VGA_CORE switch level	Before modify to fault, we recognize that VGAPWRSEL pin is open drain state. But after check with AMD AE regoer to clear the foul that VGAPWRSEL pin has driving ability,so i take away 2 pull high resistance and add 2 switch mos to modify the switch level.	0.1	52	ADD PQ60 and PQ61 remove PR212(10K,0402) and PR213(10K.0402)	2009/08/21	EVT_NEW75
2	change thermister , tune PH1 protection and recovery set point	change thermister from 150K to 100K	0.1	44	thermister part number SL200000V00 and PR28 change to 21K, PR30 change to 9.53K	2009/08/27	EVT_NEW75
3	Add GPU voltagr sence net	Cause GPU have GCORE_SEN and FB_GND pin so power add receive net.	0.1	51	ADD GCORE_SEN and FB_GND net, also add PR296(0_0402_1%), PR297(10_0402_5%) and PR298(0_0402_5%)	2009/09/04	EVT_NEW75
4	change DC-IN connector part number	to meet pin definition	0.1	43	change part number is SP020908120	2009/09/10	EVT_NEW75
5	change reistance PR81 value	Cause meet battery Ki value setting from 1.106 to 0.7224. change PR81 from 154K(0402_1%) to 80.6K(0402_1%)	0.1	46	change resistance PR81 value from 154K to 80.6K	2009/09/22	EVT_NEW75
6	ADD switch circuit for 1.05V	Cause follow AMD electrcial sheet, VDDIO/ VDDR voltage setting procedure. AMD processor will switch between 1.05V and 0.9V by VDDIO and VDDR	0.1	48	ADD PR161 (165K_0402_1%), PQ58,PR152(10K_0402_5%),PR160(10K_0402_5%), PC131(0.1U_25V6) , change PR161 value from 100K to 249K, and ADD enable net name -VDDR_SW	2009/09/22	EVT_NEW75
7	change resistance size	cause for component de-rating . Prevent the component break down when inrush current happen.	0.1	46	change PR61 from (0.02_1206_1%) to (0.02_2512_1%)	2009/10/06	EVT_NEW75
8	Modify VGA_CORE mapping table.	cause ATI change power play voltage, so change the table value.	0.1	51	change PR198 from 9.76_0402_1% to 9.53_0402_1%, PR197 from 37.4_0402_1% to 64.9_0402_1% and PR201 from 17.8_0402_1% to 31.6_0402_1%	2009/10/06	EVT_NEW75
9	Change 1.0VSGP enable RC value	Prevent LDO can't turn off when it should turn off	0.1	50	Change PR173 from 100K_0402_5% to 10K_0402_5%, PC146 from 0.1u_0402 to 1u_0402	2009/10/15	EVT_NEW75
10	Change lowside MOS of VGA_CORE	Cause light load efficiency result is fail, and we get result after discuss FAE. The reason is lowside mos Rdsn too less and IC will detect not very sensitive	0.1	51	Change PQ39 and PQ40 from TPCA8028(SB00000GL00) to A04456(SB000009F80)	2009/11/19	EVT_NEW75
11	Change 3/5Valv boost resistance value	For EMI request	0.1	45	Change PR40 and PR47 from 0_0603_5% to 2.2_0603_5%(SD013220B80)	2009/11/19	EVT_NEW75
12	ADD two capacity	For EMI request	0.1	52	Add pc219 and pc220 are both S CER CAP 1000P 50V K X7R 0402	2009/11/23	EVT_NEW75
13	ADD three resistance	Cause madison and park need different voltage switch level so add different resistance value for the problem.	0.1	51	Add PR197( 68.1K_0402_1%) , PR198 ( 9.53K_0402_1%) and PR201 ( 31.6K_0402_1%)	2009/11/23	EVT_NEW75
14	Change chock	Cause A phase put wrong chock	0.2	37,39,40	Change PL9 from SH00000FK00 to SH000009Q00	2009/11/23	EVT_NEW75

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A5911 Document Number 401827 Date: Tuesday, September 14, 2010 Sheet 53 of 55

# Version change list (P.I.R. List)

## DVT Stage

1. remove Y4 related
2. add a bead on +VDDA11PCIE ---ok (add L28)
3. use 6mohm MOS on +1.1VS ---ok (U38,U37)
4. +1.1VALW vlotage level --check PW rail
5. check EC sequence (syson/vga\_on) --ok
6. VRAM ID --ok
7. VRAM\_RST circuit -- check slew rate
8. 3G module circuit update --ok
9. EC 500K circuit --ok
10. MEMZN circuit (0ohm/10uF) --ok
11. check GBE PU/PD --ok
12. check capacitor size
13. TXC crystal value --ok (change X1, Y2), Y5
14. internal clock circuit --ok
15. ADD VGAPWR\_ON --ok, INT\_VGAPWR\_ON
16. define PX\_FN/CLK\_MODE strap pin --ok
17. define CLK\_REQ for internal CLKREQ --ok
18. change 4.7u\_0805 type --ok
19. BOM change for SG --ok
20. add VGAPWR\_ON for SG&int clock use --ok
21. add PJ25 --ok
22. LED1/3 680ohm, LED2/4 3.9Kohm --ok
23. add MUXLESS strap --ok (R521,R612)
24. add LPW planel feature --ok (LOCAL\_DIM / COLOY\_ENG\_EN)
25. EC version control--ok (R529,R528)
26. WiMAX LED combine circuit --ok (R530,R531,D47)
27. change INT\_VGAPWR\_ON to EC\_pin91 --ok
28. add VB function --ok (R533,R532)
29. Add R534,R535,R536 for layout --ok
30. change Y5 to 33p cap
31. pop ESD diode --ok
32. set T25 to BH for main --ok
33. Define Board file ID for SW req. --ok

## For PEW change list

1. Change Strap/PID/BID for SW
2. Change EC version to E0
3. Change thermal sensor to SB-TSI
4. Define 8L\_6L\_UMA strap on SB
5. Change EC version to D3 06/29

## PVT Stage

1. un-pop D39,D41 p.40
2. pop D27 p.39
3. un-pop Q73, Q74, Q75, Q70, R500, R502 p.38
4. Change R470 to 8.2K p.36
5. Change R600, R510, R489 to 100K p.22/p.42
6. Change C847 to 0.1u p.22
7. Change C739, C740 to 15p p.36
8. Change LED resistance R477, R499 change to 2.2K p.37
9. Change R611 to 33K p.42
10. Change HDMI\_HPDI PU from +3VSG to +3VS p.24
11. Change C957, C971 to 0.47u\_0603 p.40
12. Remove VGA option solution  
unpop R147, R420, R421, R248 pop R161 p.16/p.22/p.17
13. Pop R595, R596, Q49, Q48 change R595 to 300k p.42
14. Change LED1, LED3 to SC591NB5A30 p.37
15. Change Q5, Q26 to SB00000DH00 p.16/p.37
- ~~16. Change C468-C475 to MAD@ ----- p.20 -----~~
17. Change C305, C306 to 0603 size p.18
18. Change LED control circuit, Pop R537, R457 p.34/p.35
19. Update AMP GAIN to 10dB p.40
20. Change C11, C56, C723 to SGA00002N80 p.8/p.9/p.35
21. Change TPC24 to TPC12 for layout

## MP Stage

1. Add R541, R542 for TSI leakage current issue. (option) p.36
- ~~2. Change C21 from 3300pF to 100pF -----~~
3. Unpop C21
4. Unpop SW3
5. Change C305 to MAD@
- ~~6. Change VGA to R3 P/N ----- 0419~~
- ~~7. Unpop ESD Diode D24 / D27 / D29 ----- 0512~~

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 54 of 55

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
15	Change chock	Cause NB_CORE and 1.1VALW efficiency measurement result fail. so change inductor from 1.8uH to 1.0 uH, and change the tye from ferrite to moding	0.2	47,48	Change PL6 and PL8 from SH000009680 to SH000009U00	2009/12/01	EVT_NEW75
16	Change resistance value	Cause change low side MOS from TPCA8028 to AO4456. And there have different Rds(on). then OCP will different, so i need to change ocp setting resistance.	0.2	51	Change PR190 from SD000004100 (S RES 1/16W 8.2K +-1% 0402) to SD00000QM80 (S RES 1/16W 14.3K +-1% 0402)	2009/12/01	EVT_NEW75
17	ADD sunbber	Cause VGA_CORE phase ringing too strong, so add sunbber to reduce the ringing	0.2	51	ADD PR191(SD001470B80 ,S RES 1/4W 4.7 +-5% 1206 ) and PC171(SE025681K80 S CER CAP 6,80P 50V K X7R 0603 )	2009/12/01	EVT_NEW75
18	Change resistance value	change VGA_CORE switch frequency fromm 300K to 400K, for solve efficiency fail issue	0.2	51	Change PR196 from 44.2K to 33K	2009/12/01	EVT_NEW75
19	Delete component PC73, PC83 and PC92	Cause for design resinable	0.2	47,48	Delete PC73,PC83 and PC92	2009/12/01	EVT_NEW75

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401827</b> Date: Tuesday, September 14, 2010
			Sheet 55 of 55	Rev D